

COOPER & DENHAM LLP  
1185 Avenue of the Americas, New York, NY 10036  
(212) 278-0400

Date: August 28, 2000  
Atty Docket No. 6715/62963

TO THE ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

Sir:

With reference to the filing in the United States Patent and Trademark  
Office of an application for patent in the name(s) of:

Masato Tanaka  
Shigeru Ishimoto  
Toyohiko Matsuda  
Katsumi Kitamura

entitled: POSITION DETECTION APPARATUS AND ARITHMETIC PROCESSING UNIT

— Small entity status under 37 CFR 1.9(f) is  
claimed and the amounts shown in parentheses below have been  
employed.

The following are enclosed:

X Specification

X 17 Claims(s) (including 2 independent claim(s))

— Preliminary Amendment

X Signed Oath or Declaration, Power of Attorney & Petition

X 23 Sheet(s) of Drawings

X Our check for \$730.00 calculated as follows:

Basic Fee of \$690 (\$345) .....\$ 690.00

— Total Claims in excess of 20 at \$18 (\$9).....\$ .00

— Ind. Claims in excess of 3 at \$78 (\$39).....\$ .00

— Fee of \$260 (\$130) for Mult. Dep. Claim.....\$ .00

Total Filing Fee .....\$ .730.00

Assignment Recording Fee of \$40 .....\$.40.00

X Certified copy of each of the following to  
substantiate the claim for priority:

Application No.  
P11-246508

Filing Date  
August 31, 1999

Country  
Japan



09/649539




X Please charge any additional fees required for the filing of this application and any other fees required during the pendency of this application or credit any overpayment to Deposit Account No. 03-3125. A duplicate copy of this letter is enclosed.

Respectfully submitted,

COOPER & DUNHAM LLP

By:

  
Jay H. Maioli  
Reg. No. 27,213

002220" 5654360

## TITLE OF THE INVENTION

Position Detection Apparatus and Arithmetic Processing Unit

## BACKGROUND OF THE INVENTION

## Field of the Invention

The present invention relates to a position detection apparatus for detecting a position of movement of two members which move relative to each other, and an arithmetic processing unit used for position detection.

## Description of the Related Art

Heretofore, a position detection apparatus for detecting a position of movement of two members which move relative to each other is well known. This position detection apparatus comprises a scale on which a periodic signal whose signal level varies in a certain wavelength is recorded along a certain direction, a head section for detecting the periodic signal recorded on the scale, and an arithmetic processing section for performing signal processing of the periodic signal detected by the head section to output position information. The scale and the head section are fitted to a moving element and a base element of two members moving relative to each other. The position detection apparatus detects with the scale the periodic signal whose signal level changes, and supplies the detected periodic signal to the arithmetic processing section. The arithmetic processing section outputs position information showing a position of relative movement of the two members, based on the periodic signal detected by the head section.

With such a position detection apparatus, in order to further interpolate a recorded waveform of the periodic signal recorded on the scale to perform position detection with high resolution, the detected periodic signal is subjected to polar conversion to form an angle signal, and position information is formed using the angle signal.

The angle signal obtained by polar conversion is, as shown in Fig. 1, a signal having a modulo phase in which signals in the angle range of from  $0^\circ$  to  $360^\circ$  are repeated over many rounds. With a conventional position detection apparatus, arithmetic processing and interpolation processing can be easily performed using this angle signal, enabling efficient processing.

With a conventional position detection apparatus, it is necessary to provide a low pass filter in order to remove internal noise such as detection noise by means of the head section, quantization noise at the time of A/D conversion, quantization noise at the time of polar conversion or the like. However, when the low pass filter is directly applied to the angle signal, filtering cannot be performed precisely. For example, if a portion jumping from  $360^\circ$  up to  $0^\circ$  is smoothed, the low pass filter regards the smoothed portion as an angle change from  $360^\circ$  up to  $0^\circ$ , hence, the output thereof is a value in the vicinity of  $180^\circ$  on the contrary, as shown in Fig. 2.

Therefore, with a conventional position detection apparatus, the angle signal is converted to a signal which can output an angle larger than  $360^\circ$ , instead of a signal which repeats from  $0^\circ$  to  $360^\circ$ , to thereby perform filtering, or filtering is performed

with respect to a periodic signal before the polar conversion. However, when the angle signal is converted to a signal which can represent an angle larger than  $360^\circ$ , a considerably large operation table is required, resulting in deterioration in the arithmetic operation and cost increase. Moreover, when filtering is performed with respect to a periodic signal before the polar conversion, noise occurring after the polar conversion cannot be removed. As a result, position information with high precision cannot be obtained.

#### BRIEF SUMMARY OF THE INVENTION

It is an object of the present invention to provide a position detection apparatus that can remove a noise component from an angle signal obtained by performing polar conversion with respect to a position signal, and an arithmetic processing unit that can remove a noise component from the angle signal.

The position detection apparatus according to the present invention comprises: a recording medium on which a position signal comprising a periodic signal is recorded; a detection section comprising a first detection head which moves relative to the recording medium along the recording direction of the position signal for detecting the position signal, and a second detection head which is disposed apart from the first detection head by a predetermined distance in the recording direction of the position signal, and moves relative to the recording medium, operating together with the first detection head for detecting the position signal; a polar conversion section for converting the position signal detected by the first detection head and the second

008280" 62554960

detection head into an angle signal showing a relative position of the recording medium and the detection section in one period as an angle; a low pass filter for removing high pass component in the angle signal output from the polar conversion section; and an output section for outputting relative position information of the recording medium and the detection section, based on the angle signal in which the high pass component has been removed by the low pass filter.

With the position detection apparatus, low pass filtering is performed with respect to the angle signal obtained by performing polar conversion.

Moreover, with the position detection apparatus according to the present invention, the low pass filter has a frequency control oscillator for outputting a periodic signal in which the frequency is controlled based on a frequency control signal; a phase comparator for comparing the phase of the angle signal output from the polar conversion section and the periodic signal output from the frequency control oscillator to thereby output a phase error; an integrator for integrating the phase error output from the phase comparator to thereby output a velocity error; and an adder for adding the velocity error output from the integrator and the phase error output from the phase comparator to thereby generate the frequency control signal, characterized in that the frequency control oscillator controls the frequency of the periodic signal so that the phase error is zero based on the frequency control signal, and outputs the periodic signal as the angle signal in which the high pass component has been removed.





of noise.

## BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING

Fig. 1 is a diagram for explaining an angle signal obtained by performing polar conversion.

Fig. 2 is a diagram for explaining a filter output when a low pass filter is directly provided with respect to the angle signal obtained by performing the polar conversion.

Fig. 3 is a block diagram of a position detection apparatus which applies the present invention;

Fig. 4(A) is a diagram showing a signal waveform of a two-phase increase and decrease pulse output from the position detection apparatus, and Fig. 4(B) is a diagram for explaining a count value of the two-phase increase and decrease signal;

Fig. 5 is a diagram for explaining a scale provided in the position detection apparatus, and a position signal and an origin signal recorded on the scale;

Fig. 6 is a diagram for explaining a positional relationship between the scale and a head section provided in the position detection apparatus;

Fig. 7(A) is a diagram showing a waveform reproduced by a first position detection head of the head section, and 5(B) is a diagram showing a waveform reproduced by a second position detection head of the head section;

Fig. 8 is a diagram for explaining a Lissajous figure of a SIN signal and a COS signal output from the head section;

Fig. 9 is a block diagram of a polar conversion section provided in the position

detection apparatus;

Fig. 10 is a diagram for explaining the angle data in the polar conversion table stored in a polar coordinates ROM in the polar conversion section;

Fig. 11 is a diagram for explaining the amplitude data in the polar conversion table stored in a polar coordinates ROM in the polar conversion section;

Fig. 12 is a block diagram of a PLL low pass filter provided in the position detection apparatus;

Fig. 13 is a diagram for explaining a steady-state phase error occurring when filtering is performed only with a primary loop of the PLL low pass filter;

Fig. 14 is a diagram for explaining a response characteristic when a secondary loop is added in the PLL low pass filter;

Fig. 15 is a block diagram for explaining a closed loop response characteristic of a general feedback system ;

Fig. 16 is a board diagram for explaining the above-described closed loop response characteristic of a general feedback system;

Fig. 17 is a board diagram for explaining a noise suppression characteristic of the PLL low pass filter;

Fig. 18 is a board diagram for explaining a residual phase error characteristic with respect to an angle change in the PLL low pass filter;

Fig. 19 is a board diagram for explaining a residual phase error characteristic with respect to a speed change in the PLL low pass filter;

Fig. 20 is a circuit diagram of the PLL low pass filter comprising a digital circuit;

Fig. 21(A) is a diagram for explaining an input/output characteristic of the PLL low pass filter, and Fig. 21(B) is a diagram for explaining a phase error occurring in the PLL low pass filter;

Fig. 22 is a block diagram of a noise detection section provided in the position detection apparatus;

Fig. 23 is a block diagram of a filter control section provided in the position detection apparatus;

Fig. 24 is a timing chart for explaining the operation of the filter control section;

Fig. 25 is a block diagram of a response limiting section provided in the position detection apparatus;

Fig. 26 is a diagram for explaining an input/output characteristic of the response limiting section;

Fig. 27 is a diagram for explaining a difference in precision between a case where a hysteresis is directly provided in the SIN signal and the COS signal, and a case where a hysteresis is provided in the angle signal;

Fig. 28 is a block diagram of an output pulse generation section provided in the position detection apparatus;

Fig. 29 is a timing chart for explaining the operation for generating a two-phase increase and decrease signal and an inside reference pulse by means of the output

pulse generation section;

Fig. 30(A) is a diagram for explaining the in-quadrant number of divisions data input to a first multiplier and a second multiplier provided in the output pulse generation section, and Fig. 30(B) is a diagram for explaining the response limited angle data PH input to the first multiplier and a second multiplier;

Fig. 31 is a diagram for explaining the calculation for generating the two-phase increase and decrease pulse generated by the output pulse generation section; and

Fig. 32 is a timing chart for explaining the operation for generating a reference origin pulse by the output pulse generation section.

## DETAILED DESCRIPTION OF THE INVENTION

A position detection apparatus for detecting a linear movement position such as a machine tool which moves linearly (for example, a machine tool having two members comprising a fixed section and a mobile section) will now be described as an embodiment of the present invention, with reference to drawings.

Fig. 3 shows a block diagram of a position detection apparatus which applies the present invention.

The position detection apparatus 1 comprises, as shown in Fig. 3, a scale 2, a head section 3, a first analog/digital conversion section 4, a second analog/digital conversion section 5, a polar conversion section 6, a PLL low pass filter 7, a noise detection section 8, a filter control section 9, a response limiting section 10, and an output pulse generating section 11.

0082280" 6E564960

With the position detection apparatus 1, the scale 2 and the head section 3 are respectively fitted to two members which move linearly, for detecting a position of relative movement of these two members. For example, the scale 2 is fitted to a mobile section of the two members, and the head portion 3 is fitted to the fixed section of the two members. With the position detection apparatus 1, a position signal and an origin signal are recorded on the scale 2, and the head section 3 detects the position signal and the origin signal recorded on the scale 2, depending on the linear movement of a machine tool or the like, to thereby output movement position information of the machine tool or the like. A two-phase increase and decrease pulse generated from a position signal and a reference origin pulse generated from the origin signal are output from the position detection apparatus 1 as movement position information of the machine tool or the like. The movement position information is transmitted to a control unit or the like and used for operation control of the machine tool.

The two-phase increase and decrease pulse output as the movement position information of the position detection apparatus 1 is a signal referred to as a so-called A/B phase signal. The two-phase increase and decrease pulse is, as shown in Fig. 4(A), composed of two signals of an A phase signal and a B phase signal, which have the same period to each other and whose phases are shifted by  $1/4$  period. The two-phase increase and decrease pulse is a signal showing a Gray-coded two-bit count value, with the A phase signal being designated as a lower bit, and the B phase signal being designated as an upper bit. That is to say, the two-phase increase and decrease



of the movement position of the machine tool, and generated when the movement position of the machine tool moving relative to each other is in a reference position. For example, if the machine tool comprises two members which move linearly, the reference origin pulse is generated at the center position of the movement range or at the end position thereof. The control unit or the like that has acquired the reference origin pulse as the movement position information from the position detection apparatus 1 clears the cumulative addition value of the two-phase increase and decrease pulse to 0, when the reference origin pulse is generated, to thereby perform cumulative addition of the count value of the two-phase increase and decrease pulse from this reference position, and as a result, the movement position of the machine tool can be specified.

As described above, the position detection apparatus 1 can provide movement position information of a machine tool to the control unit that controls the operation of the machine tool.

Respective constituents of the position detection apparatus 1 will now be described in detail.

(Scale)

The scale 2 has a lengthy shape, as shown in Fig. 5. The scale 2 is fitted to one member of two members moving linearly, for example, a mobile section such that the longitudinal direction is in parallel to the moving direction of the two members. Magnetic signals repeated with a predetermined wavelength  $\lambda$ , are recorded along the





position detection head 15, which is repeated in a period  $\lambda$  as the machine tools move relative to each other. Also, as shown in Fig. 7(B), a signal repeated in a period  $\lambda$  as the machine tools move relative to each other and detected by the first position detection head 15 and a sinusoidal signal whose phase is shifted by  $1/4$  wavelength are detected from the second position detection head 16. Here, a signal detected by the first position detection head 15 is referred to as a SIN signal, and a signal detected by the second position detection head 16 is referred to as a COS signal.

Moreover, the origin detection head 17 may have a phase shift in the position arranged with respect to the first position detection head 15 and the second position detection head 16, so long as the origin signal recorded in one place on the scale 2 in the longitudinal direction can be detected.

Such a head section 3 supplies a SIN signal to the first analog/digital conversion section 4, and a COS signal to the second analog/digital conversion section 5. In addition, the head section 3 pulses the origin signal detected by the origin detection head 17 and supplies the pulsed signal to the output pulse generation section 11.

When the position signal and the origin signal are recorded optically on the scale 2, the head 3 can detect these signals using an optical head, and output the SIN signal and COS Signal as shown in Fig. 7(A) and Fig. 7(B), and also output the origin signal.

Moreover, though the first position detection head 15 and the second position detection head 16 are arranged so as to effect a phase shift by  $1/4$  wavelength in the

detected signal, these may be arranged so as to effect the phase shift not only by  $1/4$  wavelength but also by other phase value, since with the position detection apparatus 1, a position in one period of the position signal has only to be specified by an angle, from two signals detected by the polar conversion section 5 described later.

Furthermore, when an MR head is used as the first position detection head 15 and the second position detection head 16, the wavelength of the position signal detected by the MR head can be  $1/2$  the wavelength of the position signal recorded on the scale 2. At this time, when the MR head is used, a periodic signal having a  $1/2$  wavelength of the position signal recorded on the scale 2 is output from the first position detection head 15 and the second position detection head 16. With this apparatus, the signals output from the first position detection head 15 and the second position detection head 16 are used as the position signal in a processing described below.

(Analog/digital conversion section)

The first analog/digital conversion section 4 converts the SIN signal supplied from the head section 3 into digital data. Also, the second analog/digital conversion section 5 converts the COS signal supplied from the head section 3 into digital data. A sampling clock of these first analog/digital conversion section 4 and second analog/digital conversion section 5 is supplied from, for example, a clock generation apparatus (not shown). The sampling clock used for the first analog/digital conversion section 4 and the second analog/digital conversion section 5 is also supplied to the

008280" 6E564960

polar conversion section 6, the PLL low pass filter 7, the noise detection section 8, the filter control section 9, the response limiting section 10, and the output pulse generating section 11, described later, and is referred to as a reference clock. The sampling clock is to be a clock having a sufficiently high frequency than the time necessary for linear movement of the machine tool whose position is to be detected, by the resolution of the first analog/digital conversion section 4 and the second analog/digital conversion section 5, that is, by the quantization unit of A/D. For example, if the specification is decided such that minimum 1  $\mu$  second is required for the machine tool whose position is to be detected to move for the quantization unit of A/D, the sampling clock is to have a frequency sufficiently higher than that.

These first analog/digital conversion section 4 and second analog/digital conversion section 5 convert the SIN signal and the COS signal to, for example, 10 bit digital data, respectively, and supply the data to the polar conversion section 6. Here, signals obtained by converting the SIN signal into the digital data are hereinafter referred to as SIN data, and signals obtained by converting the COS signal into the digital data are hereinafter referred to as COS data.

(Polar conversion section)

The polar conversion section 6 converts the SIN data and the COS data into polar coordinates to thereby generate amplitude data and angle data showing a position of relative movement of the scale 2 and the head section 3 in one wavelength  $\lambda$  of the position signal recorded on the scale 2.





the amplitude data are, as shown in Fig. 11, data represented by dividing the amplitude at the time of the maximum amplitude on the SIN axis or the COS axis (at the time of SIN data = 511 and COS data = 0, or at the time of SIN data = 0 and COS data = 511) by 56. Since the amplitude data are 6 bits, it is possible to express the data from 0 to 63. However, since there may be a case where the detected measurement value is larger than a theoretical value due to noise or distortion, a margin is provided in the expression range, taking into consideration the case where the measurement value is larger than a theoretical value. If the measured amplitude value exceeds 63, all values exceeding 63 are clipped to 63.

The polar coordinates ROM 24 refers to the polar conversion table to perform polar conversion, and outputs the angle data and the amplitude data Gray-coded corresponding to the first quadrant SIN data RY and the first quadrant COS data RX. The polar coordinates ROM 24 supplies the amplitude data to the first Gray code decoding section 25, and supplies the angle data to the second Gray code decoding section 26.

The first Gray code decoding section 25 decodes the Gray code of the amplitude data LI supplied from the polar coordinates ROM 24, and converts the amplitude data to the amplitude data having normal codes. The second Gray code decoding section 26 decodes the Gray code of the angle data PI of the first quadrant supplied from the polar coordinates ROM 24, and converts the angle data to the first quadrant angle data having normal codes.

Here, the conversion function from the first quadrant SIN data RY and the first quadrant COS data RX to the amplitude data LI and the first quadrant angle data PI, that is, a function including the polar coordinates ROM 24 and the Gray code conversion before and after thereof is as follows:

$$PI = \tan^{-1}\{RY/RX\} * 1024/90$$

$$LI = 56[(\sqrt{\{(RY/511)^2 + (RX/511)^2\}}] \text{ provided that all values exceeding 63 are clipped to 63.}$$

The quadrant synthesis section 27 adds quadrant instruction data QI generated in the quadrant dividing section 21 as the upper bit of the 10-bit first quadrant angle data PI to give angle data of the perimeter having 12 bits in total.

In this manner, the polar conversion section 6 performs polar conversion of the SIN data and the COS data, to thereby generate 12-bit angle data PI of the perimeter ( $0^\circ - 360^\circ$ ) and 6-bit amplitude data LI. The perimeter angle data PI generated by the polar conversion section 6 are supplied to the PLL low pass filter 7, and the amplitude data LI are supplied to the noise detection section 8.

As described above, with the polar conversion section 6, the polar coordinates ROM 24 only stores the polar conversion table corresponding to the first quadrant, hence reducing the capacity, without storing all data for four quadrants.

Furthermore, the polar coordinates ROM 24 stores the first quadrant SIN data, the first quadrant COS data, and the angle data and amplitude data to be output by encoding these data to Gray codes. Here, the SIN data and the COS data that are

position information acquired from the scale 2, and the angle data and the amplitude data obtained by subjecting these SIN data and COS data to the polar conversion have sufficiently high A/D sampling frequency. Hence, these data are always continuously converted as the scale 2 and the head section 3 move relative to each other, excluding when noise occurs. Accordingly, by adopting Gray code in which there is only one bit change between adjacent codes, bit change on the bus line can be reduced and spike noise can be greatly suppressed at the time of memory access, thereby preventing deterioration in precision resulting from the noise. For example, spike noise can be reduced to 1/2 in average, compared to a case where these data are not encoded to Gray codes, and further reduced to a fraction of one bit at a position where the maximum bit change occurs.

(PLL low pass filter)

The PLL low pass filter 7 performs low pass filtering processing for removing high pass frequency components with respect to the angle data PI converted by the polar conversion section 6. The PLL low pass filter 7 determines the phase error in input and output, and controls so that the phase error is 0 to thereby perform filtering. That is to say, the PLL low pass filter 7 has a similar circuit construction to that of the PLL (Phase Locked Loop).

The construction of such a PLL low pass filter 7 is shown in Fig. 12, and the principle of operation will now be described below.

The PLL low pass filter 7 has, as shown in Fig. 12, a phase comparator 31, a

first amplifier 32, a second amplifier 33, a phase error integrator 34, an adder 35 and a VCO (Voltage Controlled Oscillator) 36.

With the PLL low pass filter 7, the angle data PI in the range of perimeter ( $0^\circ$  to  $360^\circ$ ) generated by the polar conversion section 6 is input, and smoothed angle data PF obtained by smoothing the angle data PI is output.

The perimeter angle data PI is input to the phase comparator 31, as well as the smoothed angle data PF to be output being fed back and input. The phase comparator 31 determines the phase error between the angle data PI and the smoothed angle data PF to thereby generate a phase error signal PE. The phase comparator 31 supplies the generated phase error signal PE to the first amplifier 32.

The first amplifier 32 amplifies the phase error signal PE with a predetermined gain ( $G_1$ ), and supplies the amplified phase error signal PE to the second amplifier 33 and the adder 35.

The second amplifier 33 further amplifies the phase error signal PE amplified by the first amplifier 32 with a predetermined gain ( $G_2$ ), and supplies the amplified phase error signal PE to the phase error integrator 34.

When the PLL low pass filter 7 is formed of a digital circuit, the above-described first amplifier 32 and the second amplifier 33 are formed of a multiplier.

The phase error integrator 34 performs integral calculus with respect to the phase error signal PE to smooth the signal, and generates a velocity error signal VEL.

The phase error integrator 34 supplies the generated velocity error signal VEL to the adder 35.

The adder 35 adds the phase error signal PE supplied from the first amplifier 32 and the velocity error signal VEL supplied from the phase error integrator 34, to thereby generate a frequency control voltage signal FS. The adder 35 supplies the generated frequency control voltage signal FS to the VCO 36.

The VCO 36 outputs the frequency data in which the frequency is controlled so that the frequency control voltage signal FS is 0 as the smoothed angle data PF. That is to say, the VCO 36 outputs a frequency signal in which the phase error signal PE and the velocity error signal VEL obtained by integrating the phase error signal PE become 0. The VCO 36 is a voltage control oscillator which generates a periodic signal such that the frequency and the phase coincide with the input signal. The VCO 36 is a voltage control oscillator which operates, designating the frequency 0 of the output signal as a central frequency.

With the PLL low pass filter 7 having such a construction, a loop filter is formed from a primary loop for supplying the phase error signal PE from the first amplifier 32 via the adder 35 to the VCO 36 and a secondary loop for supplying the velocity error signal VEL obtained by integrating the phase error signal PE to the VCO 36 via the adder 35, to thereby lock the frequency and the phase of the input signal and the output signal.

With the primary loop, a negative feedback control is performed so that the

008280" 65564960

phase error is 0. However, when the angle data PI is changing at the steady state speed, that is, the machine tool is moving at a steady state speed, as shown in Fig. 13, a phase error in proportion to the speed occurs, when using only the primary loop. Therefore, with the PLL low pass filter 7, a secondary loop is provided to generate the velocity error signal VEL by integrating the phase error PE, and to perform the negative feedback control so that the phase error is 0. With the PLL low pass filter 7, as shown in Fig. 14, the smoothed angle data PF being the output signal traces on average the angle data PI being the input signal by means of the primary loop and the secondary loop, to give the low pass filter output of the angle data PI.

Moreover, if the gain of the first amplifier 32 is changed, the feedback gain of the primary loop can be controlled, and if the gain of the second amplifier 33 is changed, the feedback gain of the secondary loop can be controlled. By changing the feedback gain, the cut-off frequency of the low pass filter can be changed.

Normally, the closed loop response characteristic  $G_c$  of the feedback system has a circuit construction as shown in Fig. 15, and if it is assumed that  $A$  is a forward gain and  $B$  is a feedback gain, it can be expressed as:

$$G_c = A/(1+AB).$$

The response characteristic at this time is as shown in Fig. 16, if it is assumed that, for example,  $A = 1/(1+S)$  and  $B =$  a fixed number. Here,  $S$  denotes a Laplacian operator.

Here, if the noise suppression characteristic of the PLL low pass filter 7 is applied to the closed loop response characteristic  $G_c$  of the feedback system, following

expressions are given:

$$A = G_1 (1 + G_2 / S) / S$$

$$B = 1.$$

Here,  $G_1$  denotes a gain of the first amplifier 32, and  $G_2$  denotes a gain of the second amplifier 33. Accordingly, the noise suppression characteristic of the PLL low pass filter 7 has a characteristic as shown in Fig. 17, wherein the cut-off frequency is  $fc_1 = G_1 fs / 2\pi$ . Therefore, the PLL low pass filter 7 can obtain low pass filter characteristics that follow the angle data PI in the low frequency domain lower than the cut-off frequency  $fc_1$ , but does not follow noise in the high frequency domain higher than the cut-off frequency  $fc_1$ .

Moreover, if a residual phase error characteristic with respect to the angle change of the PLL low pass filter 7 is applied to the closed loop response characteristic  $G_c$  of the feedback system, following expressions are given:

$$A = 1$$

$$B = G_1 (1 + G_2 / S) / S.$$

Accordingly, the residual phase error characteristic with respect to the angle change of the PLL low pass filter 7 is a characteristic as shown in Fig. 18. Therefore, the PLL low pass filter 7 can obtain characteristics wherein the angle change in the angle data PI is directly output in the high frequency domain higher than the cut-off frequency  $fc_1$ , but the angle change is damped in the low frequency domain lower than the cut-off frequency  $fc_1$ , to thereby follow a change in the angle data PI to be input with high

precision.

Furthermore, let us consider the residual phase error characteristic with respect to the velocity change of the PLL low pass filter 7. In this case, since the angle change is an integral of the velocity change, the residual phase error characteristic with respect to the velocity change of the PLL low pass filter 7 is a characteristic as shown in Fig. 19 that is obtained by integrating the graph shown in Fig. 18. As shown in Fig. 19, the residual phase error characteristic with respect to the velocity change is such that the angle change due to the velocity change is originally small in the high frequency domain, and the residual error is small in the low frequency domain due to the feedback, and in particular, in the DC region, the residual error is 0. As a result, with the PLL low pass filter 7, the residual error is 0 during movement at a steady-state velocity, including the stationary condition.

With this PLL low pass filter 7, the whole processing is performed using digital data. Hence, with this apparatus, the PLL low pass filter comprising a digital circuit as shown in Fig. 20 is used.

Now, the PLL low pass filter 7 constituted of a digital circuit will be described below. Here, with the PLL low pass filter comprising a digital circuit, the above-described phase error signal PE is designated as the phase error data PE being digital data, and the velocity error signal VEL is the velocity error data VEL.

If the PLL low pass filter comprises a digital circuit, the phase comparator 31 is constituted of a subtraction circuit. Moreover, the phase error integrator 34

comprises an accumulator (cumulative adder) comprising a flip flop circuit 34a and an adder 34b. Also the VCO 36 comprises an accumulator comprising a flip flop circuit 36a and an adder 36b, and outputs the smoothed angle data PF by cumulatively adding the frequency control code FC instead of the frequency control voltage signal FS.

The values of the primary gain  $G_1$  of the first amplifier 32 and the secondary gain  $G_2$  of the second amplifier 33 are controlled by the filter control section 9 described later.

The flip flop circuit 34a of the phase error integrator 34 and the flip flop circuit 36a of the VCO 36 both operate according to a sampling clock ( $Z^{-1}$ ) of the first analog/digital conversion section 4 and the second analog/digital conversion section 5. Accordingly, the phase error integrator 34 and the VCO 36 cumulatively add the data for each sample of the first analog/digital conversion section 4 or the like.

Moreover, the PLL low pass filter 7 comprising a digital circuit has a guard circuit 37 provided between the phase comparator 31 and the first amplifier 32. The guard circuit 37 clips the phase error to  $\pm 45^\circ$ , if the phase error data PE is higher than  $\pm 45^\circ$ , and outputs a phase error over signal CLP, in order that the filter control section 9 described later controls the gain of the first amplifier 32 and the second amplifier 33.

Furthermore, the PLL low pass filter 7 comprising a digital circuit has an adder 38 disposed between an output terminal of the smoothed angle data PF and the VCO 36, and a third amplifier 39 for amplifying the velocity error data VEL. The third

amplifier 39 amplifies the velocity error data VEL with a predetermined gain, and supplies the amplified velocity error data VEL to the adder 38. The adder 38 adds the output data VCO output from the VCO 36 and the velocity error data VEL amplified with a predetermined gain and supplied from the third amplifier 39. Thus, by adding the velocity error component to the output data, output data can be obtained wherein a delayed portion occurring from the output of the VCO 36 to the final output (in this apparatus, the output from the output pulse generation section 11) is corrected. The output data VCO of the VCO 36 before the velocity error data is added is fed back to the phase comparator 31. The third amplifier 39 comprises a digital circuit, hence it comprises a multiplier, as with the first amplifier 32 and the second amplifier 33.

The PLL low pass filter 7 as described above supplies the smoothed angle data PF obtained by filtering the input angle data PI to the response limiting section 10. Moreover, the PLL low pass filter 7 supplies the phase error data PE generated during filtering processing to the noise detection section 8, and supplies the clip signal CLP to the filter control section 9.

Furthermore, with the PLL low pass filter 7, the gain (primary gain  $G_1$ ) of the first amplifier 32, the gain (secondary gain  $G_2$ ) of the second amplifier 33 and the gain (feedback gain  $G_F$ ) of the third amplifier 39 are controlled by the filter control section 9. The velocity clear signal VCLR is also supplied from the filter control section 9 to the flip flop 34a of the phase error integrator 34. When the velocity clear signal VCLR is supplied, the flip flop 34a clears the data stored therein.

The PLL low pass filter 7 as described above has a PLL type IIR (Infinite Impulse Response) construction which determines the phase error in the input and output and locks between the input and output so that the phase error is 0. Hence, low pass filtering can be performed with respect to the modulo-phase angle data which repeats the angle range of from  $0^\circ$  to  $360^\circ$  over many periods. That is to say, even if it is repeated over many periods, the phase error changes only within  $\pm 180^\circ$ , and since filtering is performed with respect to the phase error, the angle data can be smoothed. For example, since phase error data PE within  $\pm 180^\circ$  as shown in Fig. 21 (B) which occurs with respect to the angle data PI repeated in the angle range of from  $0^\circ$  to  $360^\circ$  as shown in Fig. 21 (A) is made zero, the smoothed angle data PF in which a saw tooth waveform is smoothed without weakening can be output. Moreover, since the position detection apparatus 1 can perform filtering after the polar conversion, by using the PLL low pass filter 7, the filtering circuit can be made one system, thereby enabling reduction in circuit size.

Generally, in order to improve the filtering precision, the cut-off frequency of the low pass filter must be reduced to  $1/n^2$ . For example, in order to reduce the cut-off frequency to  $1/n^2$  with the low pass filter comprising an FIR (Finite Impulse Response) filter, it is necessary to increase the number of taps to  $n^2$  times, thereby increasing the circuit size. However, since the PLL low pass filter 7 has an IIR construction, the cut-off frequency can be reduced to  $1/n$ , only by increasing the number of bit by  $2n$  bits in the primary gain, and by  $4n$  bits in the secondary gain. Hence, the precision can



and the phase error data PE supplied from the PLL low pass filter 7.

The noise detection section 8 comprises, as shown in Fig. 22, first to fourth comparators 40, 41, 42 and 43, a variation detection circuit 44, an absolute value conversion circuit 45, and an OR circuit 46.

The amplitude data LI and the amplitude upper limit value LU are input to the first comparator 40. The first comparator 40 supplies an ON signal to the OR circuit 46, when the amplitude data LI is larger than the amplitude upper limit value LU ( $LI > LU$ ).

The amplitude data LI and the amplitude lower limit value LL are input to the second comparator 41. The second comparator 41 supplies an ON signal to the OR circuit 46, when the amplitude data LI is smaller than the amplitude lower limit value LL ( $LI < LL$ ).

An absolute value of the variation data output from the variation detection circuit 44 and the amplitude change upper limit value DU are input to the third comparator 42. The variation detection circuit 44 comprises a latch circuit 47 for latching the amplitude data LI for one sample, a subtractor 48 for subtracting data latched by the latch circuit 47 from the amplitude data LI, and an absolute value conversion circuit 49 for converting the output data from the subtractor 48 to an absolute value. The latch circuit 47 operates with a sampling clock of the first analog/digital conversion section 4 and the second analog/digital conversion section 5. Such a variation detection circuit 44 detects a variation from data one clock before

of the input amplitude data LI, to determine the variation data DI of the amplitude data LI, and outputs an absolute value of the variation data DI. The third comparator 42 supplies an ON signal to the OR circuit 46, when the absolute value of the variation data DI is larger than the amplitude change upper limit value DU ( $|DI| > DU$ ).

To the fourth comparator 43 are input the phase error data PE which is converted to an absolute value by the absolute value conversion circuit 45 and the phase error upper limit value PU. The fourth comparator 43 supplies an ON signal to the OR circuit 46, when the absolute value of the phase error data PE is larger than the phase error upper limit value PU ( $|PE| > PU$ ).

The OR circuit 46 outputs an inside noise detection signal NDI, when the ON signal is supplied from any of the first to the fourth comparators 40 to 43.

The noise detection section 8 supplies the inside noise detection signal NDI output from the OR circuit 46 to the filter control section 9.

The noise detection section 8 having such a construction judges if the amplitude data LI generated together with the angle data PI at the time of polar conversion is an input larger than a predetermined value, or an input smaller than a predetermined value, or the variation is too large than a predetermined value, to thereby determine whether the angle data PI is noise or not. Also, the noise detection section 8 judges whether the phase error PE of the angle data PI exceeds a certain range or not, and if the phase error PE is outside the range, it is judged as noise.

(Filter control section 9)



002280" 52564950

The phase error over signal CLP supplied from the PLL low pass filter 7 is supplied to the saturation detection section 54. The phase error over signal CLP is a signal supplied from the guard circuit 37 of the PLL low pass filter 7, and supplied to the saturation detection section 54, when the phase error data PE exceeds  $\pm 45^\circ$ . When the phase error over signal CLP is detected continuously for a predetermined time (TU time), the saturation detection section 54 outputs a gain-up signal GU, until the phase error over signal CLP is not further detected. The gain-up signal GU is supplied to the gain adder 50. The gain adder 50 adds the gain-up signal GU to the standard cut-off signal CO.

The in-hysteresis signal IH fed back from the response limiting section 10 described later is supplied to the settling detection section 55. The in-hysteresis signal IH is a signal showing that the response is limited because the variation in the smoothed angle data PF output from the PLL low pass filter 7 is minute, and there is no change occurred in the output data, that is, a signal showing a condition that the scale 2 and the head section 3 are regarded as not moving relative to each other. When this in-hysteresis signal IH is detected continuously for a predetermined time (TD time), the settling detection section 55 outputs a gain-down signal GD until the in-hysteresis signal IH is not further detected. The gain-down signal GD is supplied to the gain subtractor 51. The gain subtractor 51 subtracts the gain-down signal GD from the standard cut-off signal CO.

The first gain conversion section 52 determines by calculation the first gain  $G_1$





secondary gain mask section 57 directly outputs the secondary gain  $G_2$  supplied from the secondary gain conversion section 53. When the forced-through signal TH is supplied, the secondary gain mask section 57 outputs forcibly the secondary gain  $G_2$  as 0 only for one period. When the noise mask signal NM is supplied, the secondary gain mask section 57 outputs forcibly the secondary gain  $G_2$  as 0.

Next, the processing timing of the filter control section 9 will be described using a timing chart shown in Fig. 24.

At first, when the forced-through signal TH is input to the filter control section 9 at a timing shown in Fig. 24(A), the primary gain mask circuit 56 forcibly designates the primary gain  $G_1$  as 1, as shown in Fig. 24(G), and the secondary gain mask circuit 57 forcibly designates the secondary gain  $G_2$  as 0, as shown in Fig. 24(H). Also, the filter control section 9 outputs the velocity clear signal VCLR, when the forced-through signal TH is input. As a result, the PLL low pass filter 7 designates the gain of the first amplifier 32 which determines the feedback gain of the primary loop as 1. Also, the gain of the second amplifier 33 which determines the feedback gain of the secondary loop is designated as 0, and the velocity error data VEL is also designated as 0 by means of the velocity clear signal VCLR. Accordingly, the PLL low pass filter 7 can directly load the input angle data PI to the VCO 36, to thereby effect a state such that the input angle data PI is directly output, that is, there is no phase error.

For example, at the time of initial draw-in operation of the PLL just after the power-on, at the time of starting re-measurement operation or the like, the phase

difference of input and output is too large, and there may be a case where the phase difference is  $180^\circ$  in the worst case. Thus, when the phase difference is large, long time course is necessary until the PLL low pass filter 7 performs stable operation. Therefore, just after the power-on or at the time of starting re-measurement operation, the forced-through signal TH is input to the filter control section 9, to thereby forcibly designate the phase difference between the input and output angle data of the PLL low pass filter 7 as 0. Hence, it is possible that the VCO 36 of the PLL low pass filter 7 starts draw-in of the PLL from a condition that there is only a phase error due to a noise component and a quantize error component, enabling a large reduction in the time until stable operation is effected.

Moreover, when the noise detection signal ND is input to the filter control section 9 at a timing shown in Fig. 24(B), the primary gain mask circuit 56 and the secondary gain mask circuit 57 forcibly designate the primary gain  $G_1$  and the secondary gain  $G_2$  as 0, as shown in Fig. 24(G) and Fig. 24(H). As a result, a burst of the PLL low pass filter 7 due to noise can be prevented. However, the condition that the feedback gain of the loop filter is 0 makes the control system an open loop condition, hence if this condition continues for a long time, the control system cannot follow the change in the input angle data PI. Accordingly, even if a noise is detected, if the noise continues for more than a predetermined time (TN time), the feedback gain is returned to the original state.

When the in-hysteresis signal IH is input to the filter control section 9 at a

timing shown in Fig. 24(C), and continues for more than a predetermined time (TN time), a gain-down signal GD is output as shown in Fig. 24(F). When the gain-down signal GD is output, the cut-off frequency at that time (the primary gain  $G_1$  and the secondary gain  $G_2$ ) is one half the normal condition, as shown in Fig. 24(G) and Fig. 24(H), thereby the output noise of the PLL low pass filter 7 decreases to  $1/\sqrt{2}$ . Therefore, changes in the smoothed angle data PF output from the PLL low pass filter 7 can be further suppressed, to remain in the hysteresis range stably. When a change occurs in the angle data, and the change exceeds the hysteresis range, the cut-off frequency is returned to the original condition, to thereby ensure a desired responsibility.

Furthermore, when the phase error over signal CLP is input to the filter control section 9 at a timing shown in Fig. 24(D), to make the phase error of the PLL low pass filter 7 larger than  $\pm 45^\circ$ , and the condition that the phase error exceeds  $45^\circ$  continues for more than a predetermined time (TU time), the filter control section 9 judges that the phase error is in a saturation state, and outputs a gain-up signal GU, as shown in Fig. 24(E). When the gain-up signal GU is output, the cut-off frequency at that time (the primary gain  $G_1$  and the secondary gain  $G_2$ ) increases to twice the normal condition, as shown in Fig. 24(G) and Fig. 24(H), thereby the response speed of the PLL low pass filter 7 increases twofold. As a result, when the phase error is large, high-speed follow-up can be effected.

(Response limiting section)

The smoothed angle data PF being smoothed angle data is supplied from the PLL low pass filter 7 to the response limiting section 10. The response limiting section 10 limits the momentary response speed (through rate and hysteresis) of the smoothed angle data PF and outputs response-limited angle data PH in which response is limited.

The smoothed angle data PF may have a large variation momentarily, when noise, quantize error, impact, vibration or the like occurs. In such a case, the two-phase increase and decrease pulse finally output from this apparatus basically must be counted for every count. However, a pulse may be jumped over by more than one count, and there is a possibility that the order of count value may be lost. Accordingly, with the response limiting section 10 effects limitation such that when the variation in the smoothed angle data PF exceeds a certain level, the variation is clipped (through rate limitation).

Moreover, when noise, quantize error, minute vibration or the like occurs, the smoothed angle data PF may change, though a machine tool to be measured by the apparatus is stationary, that is, basically there is no change in the smoothed angle data PF. Therefore, the response limiting section 10 is provided with a dead band (hysteresis) to thereby effect limitation such that when the smoothed angle data PF only changes minutely, the variation is limited to 0, and in other portions, the change is delayed by the hysteresis portion.

Fig. 25 shows an example of a circuit construction of the response limiting

section 10.

To the response limiting section 10 are input the smoothed angle data PF output from the PLL low pass filter 7, a hysteresis quantity Hys, output number of divisions Div, an allowable minimum output pulse time difference PW, and maximum through rate SRmax.

The hysteresis quantity Hys is a quantity showing a dead band width of the variation in the smoothed angle data PF. Hysteresis is provided in the positive direction and the negative direction, centering on the variation 0. Therefore, as the hysteresis quantity Hys, a value shown in an absolute value of the variation is input.

The output number of divisions Div is a count number of the two-phase increase and decrease pulse generated when the machine tool moves for one period  $\lambda$  of the position signal recorded on the scale 2. That is to say, it is a numerical value that decides the resolution of the apparatus. For example, the number of divisions is 40 divisions, 100 divisions, 360 divisions, 1000 divisions or the like.

The allowable minimum output pulse time difference PW is a minimum time width allowed when the two-phase increase and decrease pulse is counted up or counted down.

The maximum through rate SRmax is a value specifying a maximum value of the through rate.

The response limiting section 10 has a first subtractor 70, an absolute value conversion circuit 71, a second subtractor 72, a multiplexer 73, a through rate

generating circuit 74, a comparator 7T, an absolute value inverse circuit 76, an adder 77 and a latch 78.

The smoothed angle data PF is input to the first subtractor 70, and the response limited angle data PH output from the latch 78 is also fed back and input. The first subtractor 70 subtracts the response limited angle data PH from the smoothed angle data PF, to thereby determine variation data  $\Delta PF$ .

The absolute value conversion circuit 71 converts the variation data  $\Delta PF$  determined by the first subtractor 70 into an absolute value, and supplies the polar information to the absolute value inverse circuit 76.

To the second subtractor 72 are input an absolute value  $|\Delta PF|$  of the variation data determined by the absolute value conversion circuit 71, and the hysteresis quantity Hys. The second subtractor 72 subtracts the hysteresis quantity Hys from the absolute value  $|\Delta PF|$  of the variation data, to thereby determine a subtraction value AH. The second subtractor 72 supplies the determined subtraction value AH to the multiplexer 73 and the comparator 75.

To the through rate generating circuit 74 are input the output number of divisions Div, the allowable minimum output pulse time difference PW, and maximum through rate value SRmax. The through rate generating circuit 74 performs the following calculation to thereby generate a limiting through rate value S:

$$SR = k/(PW*Div) \text{ (wherein } k \text{ is a constant.)}$$

However, when  $k/(PW*Div)$  exceeds SRmax, the limiting through rate value SR is as

follows:

$$SR = SR_{max}.$$

The through rate generating circuit 74 supplies the generated limiting through rate value SR to the multiplexer 73 and the comparator 75.

Three signals; 0, subtraction value AH, limiting through rate value SR, are input to the multiplexer 73. The multiplexer 73 selects any of these three signals and outputs according to the control of the comparator 75. The output from the multiplexer 73 is supplied to the absolute value inverse circuit 76 as the response limited value AM.

To the comparator 75 are also input 0, subtraction value AH, limiting through rate value SR. The comparator 75 compares the subtraction value AH with 0, and with the limiting through rate value SR, and supplies a control signal to the multiplexer 73. The multiplexer 73 performs following operation according to the control of the comparator 75:

when  $AH < 0$ ,  $AM = 0$ ;

when  $AH > SR$ ,  $AM = SR$ ;

when  $0 \leq AH \leq SR$ ,  $AM = AH$ .

The response limited value AM generated by the multiplexer 73 is supplied to the absolute value inverse circuit 76.

The absolute value inverse circuit 76 adds polar information transmitted from the absolute value conversion circuit 71 to the supplied response limited value AM, to

thereby generate the variation data  $\Delta PH$  of the response limited angle data.

The variation data  $\Delta PH$  of the response limited angle data generated in this manner can obtain the hysteresis characteristic and through rate characteristic as shown in Fig. 26, with respect to the variation data  $\Delta PH$  of the input smoothed angle data. That is to say, the range of  $-Hys < \Delta PH < +Hys$  is the hysteresis range wherein the output is 0. Moreover, in the range of  $\Delta PH < -(Hys + SR)$  or  $\Delta PH > (Hys + SR)$ , through rate limitation is effected, to thereby clip the output to SR. In other regions, the output follows the input linearly, with the output being delayed by the hysteresis quantity.

The latch circuit 78 latches the response limited angle data PH to be output by one clock component. The sampling clock of the first analog/digital conversion section 4 is input to the latch circuit 78.

The variation data  $\Delta PH$  of the response limited angle data generated by the absolute value inverse circuit 76 and the response angle data PH one clock before, which is fed back from the latch circuit 78 are input to the adder 77. The adder 77 adds the variation data  $\Delta PH$  and the response angle data PH one clock before, and stores the data in the latch circuit 78 as the response angle data PH.

When the variation in the smoothed angle data PF is small and is in the hysteresis range, the in-hysteresis signal IH is fed back to the filter control section 9. The filter control section 9 decreases the feedback gain of the PLL low pass filter 7 to thereby decrease the output noise, when the variation in the smoothed angle data PF

is small and is in the hysteresis range, as described above.

As described above, the response limiting section 10 effects through rate limitation with respect to the input smoothed angle data PF, to thereby limit temporary increase in the allowable speed due to the noise, quantize error, impact, vibration or the like, and as a result, can prevent dropout of the count value of the two-phase increase and decrease pulse output from the apparatus, failure of order, and generation of a pulse having a time width narrower than an allowable range. Moreover, the response limiting section 10 can prevent change in the two-phase increase and decrease pulse due to noise or the like, and swinging in the positive and negative directions, in a stationary condition or in a condition close to stationary, that is, when any change does not occur basically in the input angle data PF, by providing hysteresis with respect to the input smoothed angle data PF. Furthermore, the response limiting section 10 can automatically set an optimum through rate limitation value by setting the allowable minimum output pulse time difference PW and the output number of divisions Div, enabling prevention of artificial mistake to thereby obtain a necessary and sufficient allowable speed at all times.

With this position detection apparatus 1, since the PLL low pass filter 7 is provided, hysteresis can be provided more efficiently, compared to a case where hysteresis is provided independently for the SIN signal and the COS signal.

For example, as shown in Fig. 27, when a hysteresis is provided independently for the SIN signal and the COS signal, at a position of the worst angle ( $45^\circ$ ), the

hysteresis region is square. If it is assumed that a Gaussian noise is included in the SIN signal and the COS signal, the distribution of the noise is circular centering on an angle position of the object. If a hysteresis is provided independently for the SIN signal and the COS signal to remove the Gaussian noise, it is necessary to provide a square hysteresis region which covers the circular distribution of the Gaussian noise. In this case, as shown in Fig. 27, at a position of the worst angle ( $45^\circ$ ), the hysteresis width on the input Lissajous figure is about  $\sqrt{2}$  times the noise width to be generated. As a result, noise cannot be removed efficiently, resulting in deterioration in precision. However, according to this position detection apparatus 1, since a hysteresis is directly provided with respect to the angle data after the PLL low pass filter 7, the hysteresis width can cover the region of the generated noise at a necessity minimum level, enabling efficient removal of noise and improvement in precision.

(Output pulse generating section)

The output pulse generating section 11 generates a two-phase increase and decrease pulse showing a movement position of a machine tool to be measured, and a reference origin pulse showing an origin of the movement position of the machine tool to be measured, based on the origin signal supplied from the head section 3 and the response limited angle data PH supplied from the response limiting section 10.

The two-phase increase and decrease pulse is a signal comprising an A phase signal and a B phase signal whose wavelength is shifted by  $1/4$  with respect to each other, as described above, and the output pulse generating section 11 outputs four-

count information encoded to a Gray code in one period. The output pulse generating section 11 generates the two-phase increase and decrease pulse incremented/decremented by one count, when the scale 2 and the head section 3 move relative to each other by a distance at the time of dividing one period  $\lambda$  of a position signal recorded on the scale 2 by an optional output number of divisions Div. That is to say, the output pulse generating section 11 generates a two-phase increase and decrease pulse incremented or decremented by one count, when the machine tool to be measured moves  $\lambda/\text{Div}$ .

The output number of divisions Div can be optionally set like 40 divisions, 100 divisions, 360 divisions, 1000 divisions, etc.

The output pulse generating section 11 also generates a reference origin pulse synchronized with the above-described two-phase increase and decrease pulse. In general, the position signal and the origin signal recorded on the scale 2 have different wavelength and their phase do not match each other. Hence, the output pulse generating section 11 generates a reference origin pulse that is always generated at a predetermined count position of the two-phase increase and decrease pulse.

Specifically, the circuit construction of the output pulse generating section 11 is shown in Fig. 28. Each numeral added to the right side or upper side of each data line shown in Fig. 28 shows the number of bits of the data input/output to each circuit. Also, characters "up" and "down" added to the left side of numeral added to each data line in Fig. 28 show the number of bits from the uppermost bit and from the lowermost





The second multiplier 82 multiplies the upper 2 bits of the response limited angle data PH by the lower 2 bits of the in-quadrant number of divisions data DivL, to obtain 4-bit correction address PC.

The lower 2 bits of the 4-bit correction address PC are supplied to the correction adder 83.

The correction adder 83 adds the lower 2 bits of the in-quadrant address ADL, that is, bits in the fifteenth place and the sixteenth place of the in-quadrant division unit address PDL and the lower 2 bits of the correction address PC, to thereby output the lower 2 bits as the lower 2 bits of an address in one wavelength AD. Here, as shown in Fig. 29(B), the address in one wavelength AD is a signal showing the relative position of the scale and the head 3 in one wavelength  $\lambda$ . For the address in one wavelength AD, if the output number of divisions Div in one wavelength  $\lambda$  is, for example, 100, values from 0 to 99 are repeatedly output for each wavelength  $\lambda$ , with the relative movement of the scale 2 and the head 3.

As shown in Fig. 29(C), the correction adder 83 calculates and outputs only for the lower 2 bits (AD0, AD1) in the address in one wavelength AD. The lower 2 bits (AD0, AD1) in the address in one wavelength AD is supplied to the increase and decrease pulse generation circuit 84.

The increase and decrease pulse generation circuit 84 encodes into the Gray code the lower 2 bits (AD0, AD1) in the address in one wavelength AD, and generates a two-phase increase and decrease pulse comprising an A phase signal and a B phase

signal, as shown in Fig. 29(D). The two-phase increase and decrease pulse is output to the outside as the output signal of the apparatus. The two-phase increase and decrease pulse is also supplied to the first AND circuit 86.

The all zero decoding circuit 85 generates 1-bit in-quadrant reference address signal, when the upper 8 bits of the in-quadrant address ADL are supplied and all the data become zero. The upper 8 bits of the in-quadrant address ADL become data that are updated for every four clocks of the in-quadrant address ADL, that is, data that are updated for every one period of the two-phase increase and decrease pulse. The in-quadrant reference address signal output from the all zero decoding circuit 85 is a signal showing a starting position of each quadrant in each quadrant of the position signal recorded on the scale 2, as shown in Fig. 29(F). Here, the in-quadrant reference address signal is generated when all the upper 8 bits of the in-quadrant division unit address PDL become zero, but it may be generated when all the upper 8 bits thereof become not only zero but also any optional value. The in-quadrant reference address signal output from the all zero decoding circuit 85 is supplied to the first AND circuit 86.

As shown in Fig. 29(G), the first AND circuit 86 generates an inside reference pulse, when the two-phase increase and decrease pulse is a predetermined count (a count of any of 0 to 3 counts), and at a timing when the in-quadrant division unit address PDL is supplied. The inside reference pulse is supplied to the second AND circuit 88.

Here, a digit relation between data input and output with respect to the first multiplier 81, the second multiplier 82 and the correction adder 83 is shown in Fig. 30 and Fig. 31. In Fig. 30 and Fig. 31, digits which are not actually calculated are also shown in brackets.

As shown in Fig. 30(A), 10-bit in-quadrant number of divisions data DivL (DivL0 to DivL9) are input to the first multiplier 81, and the lower 2 bits ((DivL0 to DivL1) are input to the second multiplier 82.

Also, as shown in Fig. 30(B), 16-bit response limited angle data PH (PH0 to PH15) are input. With the 16-bit response limited angle data PH, a decimal point position per unit of one wavelength  $\lambda$  is attached to the upper position of the most significant bit (PH15), and a decimal point position per unit of quadrant is attached to between the second bit (PH14) and the third bit (PH13) from the upper position. The 16-bit response limited angle data PH is divided into the upper 2 bits and the lower 14 bits, with the upper 2 bits (PH14 to PH15) input to the second multiplier 82, and the lower 14 bits (PH0 to PH13) input to the first multiplier 81.

As shown in Fig. 31, 24-bit in-quadrant division unit address PDL (PDL0 - PDL23) are output from the first multiplier 81. From the third [second] multiplier 82, 4-bit correction address PC ((PH14, PH15)\*(DivL0, DivL1) = PC14, PC15, PC16, PC16) is output. Then, the correction adder 83 adds the lower 2 bits of the correction address PC and the upper tenth bit and eleventh bit (PDL14, PDL15) of the 24-bit in-quadrant division unit address PDL, to thereby output one wavelength division unit

address AD (AD0, AD1).

To the coincidence detection circuit 87 are input the quadrant data comprising the upper 2 bits of the response limited angle data PH and the reference quadrant specifying information. The quadrant data is data showing four quadrants in one wavelength  $\lambda$  of the position signal recorded on the scale 2, as shown in Fig. 32(A). The coincidence detection circuit 87 generates a reference quadrant pulse when the reference quadrant specifying information and the quadrant data coincide with each other. For example, when the second quadrant is specified by the reference quadrant specifying information, as shown in Fig. 32(B), the reference quadrant pulse is generated when the quadrant data is the second quadrant (1). The reference quadrant pulse is supplied to the second AND circuit 88.

To the second AND circuit 88 are input the reference quadrant pulse as shown in Fig. 32(B), the inside reference pulse as shown in Fig. 32(C), and the pulsed origin signal as shown in Fig. 32(D).

The second AND circuit 88 generates a reference origin pulse at a timing when all these signals become 1, as shown in Fig. 32(E).

As described above, the output pulse generation section 11 can calculate the two-phase increase and decrease pulse incremented and decremented by unit obtained by dividing one wavelength of the position signal recorded on the scale 2 by an optional number of divisions with a small amount of calculation, and output the calculated two-phase increase and decrease pulse. Moreover, the output pulse

generation section 11 can output the reference origin pulse obtained by synchronizing the origin signal recorded in a predetermined place on the scale with the two-phase increase and decrease pulse.



a frequency control oscillator for outputting a periodic signal in which the frequency is controlled based on a frequency control signal;

a phase comparator for comparing the phase of the angle signal output from said polar conversion section and the periodic signal output from said frequency control oscillator to thereby output a phase error;

an integrator for integrating the phase error output from said phase comparator to thereby output a velocity error; and

an adder for adding the velocity error output from said integrator and the phase error output from said phase comparator to thereby generate said frequency control signal,

wherein said frequency control oscillator controls the frequency of said periodic signal so that said phase error is zero based on said frequency control signal, and outputs the periodic signal as the angle signal in which the high pass component has been removed.

3. A position detection apparatus according to claim 2, wherein said low pass filter has:

first increase and decrease means for increasing or decreasing the phase error output from said phase comparator; and

a second increase and decrease means for increasing or decreasing the phase error output from said first increase and decrease means;

wherein said integrator integrates the phase error increased or decreased by the



003230" 6E567960

a noise detection section for detecting internal noise based on said amplitude signal and/or said phase error.

8. A position detection apparatus according to claim 2, further comprising:

a gain control section for controlling a gain of the phase error output from said phase comparator.

9. A position detection apparatus according to claim 8, wherein said gain control section controls the gain of the phase error output from said phase comparator, depending on the size of the phase error and/or the frequency of the phase error.

10. A position detection apparatus according to claim 8, wherein said polar conversion section generates an amplitude signal together with the angle signal, and comprises:

a noise detection section for detecting inside noise based on said amplitude signal and/or said phase error,

wherein said gain control section decreases the gain of the phase error output from said phase comparator, when external noise occurs, or said noise detection section detects noise.

11. A position detection apparatus according to claim 10, wherein said gain control section temporarily decreases said gain.

12. A position detection apparatus according to claim 8, wherein said gain control section decreases the gain of said phase error, when an absolute value of the phase error output from said phase comparator increases, exceeding a certain level.



high pass component has been removed by said low pass filter.

17. An arithmetic processing unit according to claim 16, wherein said low pass filter has:

a frequency control oscillator for outputting a periodic signal in which the frequency is controlled based on a frequency control signal;

a phase comparator for comparing the phase of the angle signal output from said polar conversion section and the periodic signal output from said frequency control oscillator to thereby output a phase error;

an integrator for integrating the phase error output from said phase comparator to thereby output a velocity error; and


an adder for adding the velocity error output from said integrator and the phase error output from said phase comparator to thereby generate said frequency control signal,

wherein said frequency control oscillator controls the frequency of said periodic signal so that said phase error is zero based on said frequency control signal, and outputs the periodic signal as the angle signal in which the high pass component has been removed.

## ABSTRACT OF THE DISCLOSURE


A noise component is removed from an angle signal obtained by performing polar conversion with respect to a position signal. An angle data PI in the range of from 0 to 360° obtained by performing polar conversion with respect to a periodic signal is input to a low pass filter 7. The low pass filter 7 comprises: a VCO 36 for outputting a smoothed angle data PF; a phase comparator 31 for obtaining a phase error PE between the angle data PI and the smoothed angle data PF; a first amplifier 32 for amplifying the phase error PE; a second amplifier 33 for further amplifying the phase error PE amplified by the first amplifier 32; an integrator 34 for integrating the phase error PE amplified by the second amplifier 33 to thereby obtain a velocity error VEL; and an adder 35 for adding the phase error PE amplified by the first amplifier 32 and the velocity error VEL to thereby determine a control voltage VS. The VCO 36 controls the frequency of the smoothed angle data PF so that the phase error is zero based on the control voltage FS, to thereby remove a high frequency component in the input angle data PI.

00220" 6254950



**FIG.1**

- LPF INPUT PHASE AND CORRECT OUTPUT PHASE  
(FOR A RANGE OF FROM 0° TO 360°)
- - - - LPF INPUT PHASE AND CORRECT OUTPUT PHASE  
(WITHOUT LIMITATION TO RANGE)
- NORMAL LPF OUTPUT PHASE  
(FOR A RANGE OF FROM 0° TO 360°)



**FIG.2**






FIG.3

**FIG. 4A**



**FIG. 4B**






FIG.5







FIG.6

**FIG.7A**



**FIG.7B**



**FIG.8**






FIG.10






FIG.11






**FIG.13**




**FIG.14**




**FIG.15**

008280" 6E567950



**FIG.16**



**FIG.17**




FIG.18




FIG.19




FIG.20




FIG.21A




FIG.21B




FIG.22





FIG.23






FIG.25




FIG.26




FIG.27





FIG.28






FIG.30A

FIG.30B





FIG.31

**FIG.32A**

QUADRANT DATA



**FIG.32B**

REFERENCE  
QUADRANT PULSE




**FIG.32C**

INSIDE  
REFERENCE PULSE



**FIG.32D**

ORIGIN SIGNAL



**FIG.32E**

REFERENCE  
ORIGIN PULSE



Attorney Docket: \_\_\_\_\_  
 \_\_\_\_\_  
 \_\_\_\_\_

**DECLARATION AND POWER OF ATTORNEY**

As a below-named inventor, I hereby declare that:

My residence, post office address, and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

the specification of which  
 (check one)

  X   is attached hereto.  
 \_\_\_\_\_ was filed on \_\_\_\_\_ (U.S. Filing Date) as  
 U.S. Serial No. \_\_\_\_\_  
 and was amended on \_\_\_\_\_ (if applicable) .  
 \_\_\_\_\_ was filed on \_\_\_\_\_ (International Filing Date) as  
 International Application No. \_\_\_\_\_  
 corresponding to U.S. Serial No. \_\_\_\_\_  
 and was amended on \_\_\_\_\_ (if applicable) .

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Filing Date	Yes	No
<u>P11-246508</u>	<u>Japan</u>	<u>August 31, 1999</u>	<u>X</u>	_____
_____	_____	_____	_____	_____
_____	_____	_____	_____	_____

008280 6E564960

Attorney Docket: \_\_\_\_\_

## Declaration and Power of Attorney

Page 2

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States Application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

<u>Application Serial No.</u>	<u>Filing Date</u>	<u>Status</u>
_____	_____	_____
_____	_____	_____

And I hereby appoint Jay H. Maioli, Reg. No. 27,213; Donald S. Dowden, Reg. No. 20,701; William E. Pelton, Reg. No. 25,702; Peter J. Phillips, Reg. No. 29,691; Ivan S. Kavruk, Reg. No. 25,161; Christopher C. Dunham, Reg. No. 22,031; Norman H. Zivin, Reg. No. 25,385; John P. White, Reg. No. 28,678; and Robert D. Katz, Reg. No. 30,141; and each and all of them, all c/o Cooper & Dunham, 1185 Avenue of the Americas, New York, NY 10036 (Tel. (212) 278-0400), my attorneys, each with full power of substitution and revocation, to receive the patent, to transact all business in the Patent and Trademark Office connected therewith and to file any International Applications which are based thereon under the provisions of the Patent Cooperation Treaty.

Please address all communications, and direct all telephone calls, regarding this application to

**JAY H. MAIOLI**  
Cooper & Dunham LLP  
1185 Avenue of the Americas  
New York, New York 10036  
Tel. (212) 278-0400

Reg. No. 27,213

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or

First joint inventor Masato Tanaka

Inventor's signature Masato Tanaka

Citizenship Japan Date of Signature Aug. 7, 2000

Residence Tokyo, Japan

Post Office Address GLORIA HATSUHO GOTENYAMA 402, KITASHINAGAWA 5-7-14,

SHINAGAWA-KU, TOKYO, JAPAN

008280 6E564960

Attorney Docket: \_\_\_\_\_

## Declaration and Power of Attorney

Page 3

Full name of  
Second joint inventor Shigeru Ishimoto

Inventor's signature *S. Ishimoto*

Citizenship Japan Date of Signature Aug 3, 2000

Residence Kanagawa, Japan

Post Office Address c/o SONY PRECISION TECHNOLOGY INC.

9-17, NISHIGOTANDA 3-CHOME, SHINAGAWA-KU, TOKYO, JAPAN

Full name of  
Third joint inventor Tyohiko Matsuda

Inventor's signature *T. Matsuda*

Citizenship Japan Date of Signature Aug. 2, 2000

Residence Kanagawa, Japan

Post Office Address c/o SONY PRECISION TECHNOLOGY INC.

9-17, NISHIGOTANDA 3-CHOME, SHINAGAWA-KU, TOKYO, JAPAN

Full name of  
Fourth joint inventor Katsumi Kitamura

Inventor's signature *K. Kitamura*

Citizenship Japan Date of Signature Aug. 2, 2000

Residence Kanagawa, Japan

Post Office Address c/o SONY PRECISION TECHNOLOGY INC.

9-17, NISHIGOTANDA 3-CHOME, SHINAGAWA-KU, TOKYO, JAPAN

Full name of  
Fifth joint inventor \_\_\_\_\_

Inventor's signature \_\_\_\_\_

Citizenship \_\_\_\_\_ Date of Signature \_\_\_\_\_

Residence \_\_\_\_\_

Post Office Address \_\_\_\_\_

\_\_\_\_\_

002250" 66554360